Bounded Delay Timing Analysis Of
نویسندگان
چکیده
We describe an algebraic technique for performing timing analysis of a class of asyn-chronous circuits described as CSP programs (including Martin's probe operator) with the restrictions that there is no OR-causality and that guard selection is either completely free or mutually exclusive. Such a description is transformed into a safe Petri net with interval time delays speciied on the places of the net. The timing analysis we perform determines the extreme separation in time between two communication actions of the CSP program for all possible timed executions of the system. We formally deene this problem, propose an algorithm for its solution, and demonstrate polynomial running time on a non-trivial parameterized example. Petri nets with 3000 nodes and 10 16 reachable states have been analyzed using these techniques. separation of events.
منابع مشابه
Uncountably many bounded positive solutions for a second order nonlinear neutral delay partial difference equation
In this paper we consider the second order nonlinear neutral delay partial difference equation $Delta_nDelta_mbig(x_{m,n}+a_{m,n}x_{m-k,n-l}big)+ fbig(m,n,x_{m-tau,n-sigma}big)=b_{m,n}, mgeq m_{0},, ngeq n_{0}.$Under suitable conditions, by making use of the Banach fixed point theorem, we show the existence of uncountably many bounded positive solutions for the above partial difference equation...
متن کاملROBUST $H_{infty}$ CONTROL FOR T–S TIME-VARYING DELAY SYSTEMS WITH NORM BOUNDED UNCERTAINTY BASED ON LMI APPROACH
In this paper we consider the problem of delay-dependent robustH1 control for uncertain fuzzy systems with time-varying delay. The Takagi–Sugeno (T–S) fuzzy model is used to describe such systems. Time-delay isassumed to have lower and upper bounds. Based on the Lyapunov-Krasovskiifunctional method, a sufficient condition for the existence of a robust $H_{infty}$controller is obtained. The fuzz...
متن کاملMin-Max Timing Analysis and An Application to Asynchronous Circuits
Modern high-performance asynchronous circuits depend on timing constraints for correct operation, so timing analyzers are essential asynchronous design tools. In this paper, we present a 13-valued abstract waveform algebra and a polynomial-time min-max timing simulation algorithm for use in efficient, approximate timing analysis of asynchronous circuits with bounded component delays. Unlike sev...
متن کاملImplicit Identification of Non-Robustly Unsensitizable Paths
This paper presents a novel approach for identifying non-robustly unsensitizable paths using the bounded gate delay model. It is shown that many non-robust paths will remain undetected unless the delay values are calculated at the path level rather than considering calculations at the circuit level bounded delay. As an initial step a canonical data structure is generated where each circuit path...
متن کاملFast true delay estimation during high level synthesis
This paper addresses the problem of true delay estimation during high level design. The true delay is the delay of the longest sensitizable path in the resulting circuit, as opposed to the topological delay which is the delay of the longest path in the circuit. The existing delay estimation techniques either estimate the topological delay, which may be pessimistic if the longest path is unsensi...
متن کاملEfficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays
Both long and short path delays are used to determine the valid clocking for various CMOS circuits such as single phase latching, asynchronous, and wave pipelining. Therefore, accurate estimation of both long and short path delays is very crucial in the designing and testing of high speed CMOS circuits. Most of the previous approaches in detecting long and short sensitizable paths assume that t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997